|
GarField Microelectronics Ltd offer VHDL, Verilog, ASIC and FPGA methodology training tailored to the requirements of the customer. We can provide anything from a 1 day overview on a topic, through to 1 week courses configured to give delegates exactly the information they need to allow them to become productive immediately. Most courses are based around practical workshops, which can be run on a variety of commonly used simulation and synthesis tools, both on workstations and PCs.
Number of personnel involved in training activity: 3 |
|
Technical Contact: Mrs Naomi Wordsworth, (naomiw@gfmicro.com) |
|||||||||||||
|
Overview |
Management |
|
|
|
| Specification and Planning |
|
|
|
|
| Product Specification |
|
|
|
|
| Re-use Methodologies / IP |
|
|
|
|
| Structured Design Methods |
|
|
|
|
| Computer Aided Software Engineering |
|
|
|
|
| Implementation |
|
|
|
|
| HDLs / Simulation (VHDL, Verilog) |
|
|
|
|
| Embedded Systems (including MCU) |
|
|
|
|
| Cell Based Integrated Circuits |
|
|
|
|
| FPGAs and CPLDs |
|
|
|
|
| DSP |
|
|
|
|
| Analogue / Mixed Signal Design |
|
|
|
|
| Microsystems |
|
|
|
|
| Packaging (including MCMs) |
|
|
|
|
| Design for Manufacture / Test |
|
|
|
|
| PCB Design |
|
|
|
|
| Verification |
|
|
|
|
| EMC, CE Marking |
|
|
|
|
| Validation and Test / JTAG |
|
|
|
|