|
Esperan is a training and consultancy company offering vendor independent methodology training to the electronic design community. Our courses are divided into three main areas that encompass all aspects of completing a project successfully: IP Creation: successful
design, synthesis and verification using VHDL or Verilog. Courses are run regularly throughout Europe and can easily be customised to suit your particular requirements. Our presenters are drawn from a wide range of design consultants who have deep, up-to-the minute knowledge. They work closely with all major EDA software tool vendors and are able to offer training and advice on each customers chosen combination of tools. Esperan also offers MasterClass, an interactive, multimedia VHDL or Verilog tutorial aimed at the PC based FPGA and PLD designer.
Number of personnel
involved in training activity: 10 |
|
Technical Contact: Brian Dickinson |
|||||||||||||
|
Overview |
Management |
|
|
|
| Specification and Planning |
|
|
|
|
| Product Specification |
|
|
|
|
| Re-use Methodologies / IP |
|
|
|
|
| Structured Design Methods |
|
|
|
|
| Computer Aided Software Engineering |
|
|
|
|
| Implementation |
|
|
|
|
| HDLs / Simulation (VHDL, Verilog) |
|
|
|
|
| Embedded Systems (including MCU) |
|
|
|
|
| Cell Based Integrated Circuits |
|
|
|
|
| FPGAs and CPLDs |
|
|
|
|
| DSP |
|
|
|
|
| Analogue / Mixed Signal Design |
|
|
|
|
| Microsystems |
|
|
|
|
| Packaging (including MCMs) |
|
|
|
|
| Design for Manufacture / Test |
|
|
|
|
| PCB Design |
|
|
|
|
| Verification |
|
|
|
|
| EMC, CE Marking |
|
|
|
|
| Validation and Test / JTAG |
|
|
|
|