|
Prime Technology develops EDA tools for IC, ASIC and FPGA designers using Verilog and VHDL. We use our ASIC design expertise to develop powerful and flexible tools that fit the way you work. Our mission is to develop Design Automation tools that improve productivity and help the digital IC, ASIC and FPGA designer deal with the complexity of today's designs. In doing so we hope to make the hard pressed designer's job easier.
|
|
|
|||||||||||||
|
|
|
PLD
|
FPGA
|
MPGA
|
CBIC
|
ANALOG
|
MIXED
SIG.
|
FULL
CUST.
|
|
| PC-BASED CAD (EDA) TOOLS |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Design Styles Supported |
-
|
HDL
|
HDL
|
HDL
|
-
|
-
|
-
|
| Entry Level Costs |
-
|
POA
|
POA
|
POA
|
-
|
-
|
-
|
| Annual Maintenance Charges |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Workable Minimum Configuration |
Pentium
200MHz, 64Mb RAM, Windows 98
|
||||||
| WORKSTATION CAD (EDA) TOOLS |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Design Styles Supported |
-
|
HDL
|
HDL
|
HDL
|
-
|
-
|
-
|
| Entry Level Costs |
-
|
POA
|
POA
|
POA
|
-
|
-
|
-
|
| Annual Maintenance Charges |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Workable Minimum Configuration |
Sun
or HP Unix, SPARC 20 or equivalent, 64Mb RAM
|
||||||
PLD =
Programmable Device, FPGA = Field Programmable Gate Array
MPGA = Mask Programmable Gate Array, CBIC
= Cell Based Integrated Circuit