|
Creator of the Warp software to support our CPLDs. Multiple entry methods including VHDL and Verilog. Manufacturer of SRAM, PROM, DATACOM PRODUCTS, CPLDs, PALs, CLOCKs and USB ICs. Field Applications Engineers to advise on devices and help with designs. UK Design Centre writes VHDL code for CPLD designs and microcode for USB designs. Technical Contact:
|
|
|
|||||||||||||
|
|
|
PLD
|
FPGA
|
MPGA
|
CBIC
|
ANALOG
|
MIXED
SIG.
|
FULL
CUST.
|
|
| PC-BASED CAD (EDA) TOOLS |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Design Styles Supported |
Y
|
-
|
-
|
-
|
-
|
-
|
-
|
| Entry Level Costs |
£65
|
-
|
-
|
-
|
-
|
-
|
-
|
| Annual Maintenance Charges |
FREE
|
-
|
-
|
-
|
-
|
-
|
-
|
| Workable Minimum Configuration |
Windows
95 / 98 / NT
|
||||||
| WORKSTATION CAD (EDA) TOOLS |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Design Styles Supported |
Y
|
-
|
-
|
-
|
-
|
-
|
-
|
| Entry Level Costs |
£65
|
-
|
-
|
-
|
-
|
-
|
-
|
| Annual Maintenance Charges |
FREE
|
-
|
-
|
-
|
-
|
-
|
-
|
| Workable Minimum Configuration |
Solaris
2.5 or later, HP-UX 10.1 or later
|
||||||
PLD =
Programmable Device, FPGA = Field Programmable Gate Array
MPGA = Mask Programmable Gate Array, CBIC
= Cell Based Integrated Circuit