|
Analogy provides software for the design and analysis of analogue and mixed signal ASICs. Support services include training, consultancy and model development. The Saber Designer tools are available on both Unix and Windows NT platforms and include pre-characterised models for the leading analogue and mixed signal suppliers.
|
||||||||||||||||||||||||||||||||||
|
|
|||||||||||||
|
|
|
PLD
|
FPGA
|
MPGA
|
CBIC
|
ANALOG
|
MIXED
SIG.
|
FULL
CUST.
|
|
| PC-BASED CAD (EDA) TOOLS |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Design Styles Supported |
-
|
-
|
-
|
-
|
HDL
or Schematic
|
||
| Entry Level Costs |
-
|
-
|
-
|
-
|
£10000
|
£10000
|
£10000
|
| Annual Maintenance Charges |
-
|
-
|
-
|
-
|
15%
|
15%
|
15%
|
| Workable Minimum Configuration |
Pentium
133MHz, 40Mb RAM, Windows NT
|
||||||
| WORKSTATION CAD (EDA) TOOLS |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Design Styles Supported |
-
|
-
|
-
|
-
|
HDL
or Schematic
|
||
| Entry Level Costs |
-
|
-
|
-
|
-
|
£10000
|
£10000
|
£10000
|
| Annual Maintenance Charges |
-
|
-
|
-
|
-
|
15%
|
15%
|
15%
|
| Workable Minimum Configuration |
Sun
or HP Unix, SPARC 20 or equivalent, 32Mb RAM
|
||||||
PLD =
Programmable Device, FPGA = Field Programmable Gate Array
MPGA = Mask Programmable Gate Array, CBIC
= Cell Based Integrated Circuit