|
Industry standard PAL- and GAL- type devices (3-volt and 5-volt operation) High density CPLD devices (up to 5,000 PLD gates using standard PLD design tools, wide gate fan-in capability) FPGAs with Cache Logic® capability (up to 20,000 usable gates, flip-flop toggle rates >250MHz, system speeds to 70MHz) High density, high speed Gate Arrays/ Embedded Arrays, Mixed Mode Cell-Based ICs (CBIC): (Fast time to market, Cores: AVR and ARM7TDMI RISC, Oak and Load DSP, Memory: SRAM, ROM, CAM, FIFO and DSPRAM, Mixed Analog/ Digital, embedded Flash and E2) Full Custom CMOS and BiCMOS
|
|
|
|||||||||||||
|
|
|
|
|
|
|
|
|
Custom |
|
| Scope of supply |
Y
|
Y
|
Y
|
Y
|
Y
|
Y
|
Y
|
| Available Gates (minimum/maximum) |
-
|
-
|
3k/4.5m
|
1k/5m
|
-
|
-
|
-
|
| Minimum order volume |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Minimum order value |
-
|
-
|
$100k
|
$300k
|
$300k
|
$300k
|
$1m
|
| Entry level costs (Inc. NRE costs & essential specific CAD tools) |
-
|
-
|
$20k
|
$50k
|
$50k
|
$50k
|
$100k
|
| Delivery (weeks) |
-
|
-
|
3-4
|
6-8
|
6-8
|
6-8
|
6-8
|
| Is design support provided? |
-
|
-
|
Yes
|
Yes
|
Yes
|
Yes
|
Yes
|
| Is vendor specific software/hardware required? |
-
|
-
|
No
|
No
|
No
|
No
|
No
|
| Is programming service for PLDJFPGA provided? |
-
|
-
|
-
|
-
|
-
|
-
|
-
|
| Can design be carried out on industry standard PCs? |
-
|
-
|
Yes
|
Yes
|
No
|
No
|
No
|
PLD
= Programmable logic Device FPGA = Field Programmable Gate Array
MPGA = Mask Programmed Gate Array CBIC = Cell Based Integrated
Circuit